PIC18F4620-I/ML【PDF 258/286 页】IC MCU FLASH 32KX16 44QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3818

254页 255页 256页 257页 [258页]259页 260页 261页 262页

1996 Microchip Technology Inc.

DS30412C-page 73

PIC17C4X

12.1

Timer1 and Timer2

12.1.1

TIMER1, TIMER2 IN 8-BIT MODE

Both Timer1 and Timer2 will operate in 8-bit mode

when the T16 bit is clear. These two timers can be inde-

pendently congured to increment from the internal

instruction cycle clock or from an external clock source

on the RB4/TCLK12 pin. The timer clock source is con-

gured by the TMRxCS bit (x = 1 for Timer1 or = 2 for

Timer2). When TMRxCS is clear, the clock source is

internal and increments once every instruction cycle

(Fosc/4). When TMRxCS is set, the clock source is the

RB4/TCLK12 pin, and the timer will increment on every

falling edge of the RB4/TCLK12 pin.

The timer increments from 00h until it equals the Period

ment cycle. The timer interrupt ag is set when the timer

is reset. TMR1 and TMR2 have individual interrupt ag

bits. The TMR1 interrupt ag bit is latched into TMR1IF,

and the TMR2 interrupt ag bit is latched into TMR2IF.

Each timer also has a corresponding interrupt enable

bit (TMRxIE). The timer interrupt can be enabled by set-

ting this bit and disabled by clearing this bit. For periph-

eral interrupts to be enabled, the Peripheral Interrupt

Enable bit must be enabled (PEIE is set) and global

interrupts must be enabled (GLINTD is cleared).

The timers can be turned on and off under software

control. When the Timerx On control bit (TMRxON) is

set, the timer increments from the clock source. When

TMRxON is cleared, the timer is turned off and cannot

cause the timer interrupt ag to be set.

12.1.1.1

EXTERNAL CLOCK INPUT FOR TIMER1

OR TIMER2

When TMRxCS is set, the clock source is the

RB4/TCLK12 pin, and the timer will increment on every

falling edge on the RB4/TCLK12 pin. The TCLK12 input

is synchronized with internal phase clocks. This causes

a delay from the time a falling edge appears on TCLK12

to the time TMR1 or TMR2 is actually incremented. For

the external clock input timing requirements, see the

Electrical Specication section.

FIGURE 12-3: TIMER1 AND TIMER2 IN TWO 8-BIT TIMER/COUNTER MODE

Fosc/4

RB4/TCLK12

TMR1ON

(TCON2<0>)

TMR1CS

(TCON1<0>)

TMR1

PR1

Reset

Equal

Set TMR1IF

(PIR<4>)

Comparator<8>

Comparator x8

Fosc/4

TMR2ON

(TCON2<1>)

TMR2CS

(TCON1<1>)

TMR2

PR2

Reset

Equal

Set TMR2IF

(PIR<5>)

Comparator<8>

Comparator x8

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式